

(19)



JAPANESE PATENT OFFICE

PATENT ABSTRACTS OF JAPAN

(11) Publication number: 2000330514 A

(43) Date of publication of application: 30.11.00

(51) Int. Cl.

G09G 3/288
G09G 3/20

(21) Application number: 11139689

(22) Date of filing: 20.05.99

(71) Applicant: HITACHI LTD

(72) Inventor:
OSAWA MICHITAKA
OHIRA HIROSHI
MORI MUTSUHIRO
OTAKA SHIGEO
ISHIZAKA KATSUO

(54) DISPLAY DEVICE, PDP DISPLAY DEVICE, AND
ITS DRIVING CIRCUIT


output elements 11a, 11b.

COPYRIGHT: (C)2000,JPO

(57) Abstract:

PROBLEM TO BE SOLVED: To improve a switching characteristic by lightening the burn of a drive circuit of an output element and to reduce voltage drop at the time of conduction by using IGBT in which fast speed operation is performed as an output element of a driving circuit of a panel.

SOLUTION: IGBT is used for output elements 11a, 11b. IGBT is used for also switching elements 12a, 12b for recovering electric power. IGBT has a bad current cut off characteristic and especially a tail current appears remarkably, but defect of IGBT can be compensated by combining increase of operation speed of a current cut off characteristic of IGBT and Ac type PDP in which a charge current is stopped independently of that sustaining voltage is applied to an electrode. Thereby, as for voltage drop, further improvement can be performed by using IGBT of which voltage drop is small as an element (as compared with a power MOS FET of the same chip size) when a current is made to flow as





PATENT ABSTRACTS OF JAPAN

(11) Publication number: **08046053 A**(43) Date of publication of application: **16.02.96**

(51) Int. Cl.

H01L 21/8234**H01L 27/088****G09G 3/28****H01J 11/02****H01L 21/762****H01L 27/06****H01L 27/12**(21) Application number: **06174959**(71) Applicant: **FUJI ELECTRIC CO LTD**(22) Date of filing: **27.07.94**(72) Inventor: **SUMIDA HITOSHI**(54) **IC FOR AC-TYPE PLASMA DISPLAY DRIVING**

COPYRIGHT: (C)1996,JPO

(57) Abstract:

PURPOSE: To prevent the parasitic effect and to reduce the chip area by forming an IC on a dielectric isolation semiconductor substrate (laminated SOI substrate).

CONSTITUTION: An IC is formed on a dielectric isolation semiconductor substrate. An SOI substrate, especially a lamination type SOI substrate 13 is used as the dielectric isolation semiconductor substrate. The lamination type SOI substrate 13 is formed by laminating a supporting substrate 14 and an n-drift layer 16 by a lamination oxide film 15. The thickness of the n-drift layer 16 is $15\mu\text{m}$ or more and $20\mu\text{m}$ or less and its resistivity is $5\Omega\cdot\text{cm}$ or more and $50\Omega\cdot\text{cm}$ or less. If the thickness of the lamination oxide film 15 is $0.5\mu\text{m}$ or more and $3\mu\text{m}$ or less, it is further effective. An element region is electrically isolated from the supporting substrate 14 and parasitic effect can be prevented by forming an IC on the lamination type SOI substrate 13 in this way. A chip area can be also reduced.

